Reliable Low Voltage Circuit Design Techniques
نویسندگان
چکیده
منابع مشابه
Reliable Circuit Techniques for Low-Voltage Analog Design in Deep Submicron Standard CMOS: A Tutorial
We present in this paper an overview of circuit techniques dedicated to design reliable low-voltage (1-V and below) analog functions in deep submicron standard CMOS processes. The challenges of designing such low-voltage and reliable analog building blocks are addressed both at circuit and physical layout levels. State-ofthe-art circuit topologies and techniques (input level shifting, bulk and ...
متن کاملLow Voltage Analog Circuit Design Techniques: A Tutorial
Low voltage (LV) analog circuit design techniques are addressed in this tutorial. In particular, (i) technology considerations; (ii) transistor model capable to provide performance and power tradeoffs; (iii) low voltage implementation techniques capable to reduce the power supply requirements, such as bulk-driven, floating-gate, and self-cascode MOSFETs; (iv) basic LV building blocks; (v) multi...
متن کاملLow-Noise and Low-Voltage Circuit Techniques for CMOS Analog Design
1. Introduction A system on chip (SoC), which has various functions on a LSI, has been developed for a variety of applications by the submicron technologies. Especially, implantable and/or attachable neural sensor chips, which are implemented by the SoC, attract a lot of interest [1]. The neural sensor chip, which includes with a low-noise amplifier, analog-to-digital converter (ADC), transceiv...
متن کاملLow Voltage SC Circuit Design with Low - MOSFETs
In this paper, low threshold voltage (Vt) “natural” transistors, available in some n+/p+ dual poly gate CMOS/ BiCMOS processes [1], are proposed for low voltage switched capacitor circuit design. The impact of the subthreshold off-current of these low devices on the performance of analog switched-capacitor (SC) circuits is analyzed. Methods for reducing the subthreshold offcurrent in analog swi...
متن کاملSwitched-capacitor Circuit Techniques in Submicron Low-voltage Cmos
The continued down scaling of submicron CMOS technology forces innovation of practical and economical circuits that will tolerate reduced headroom (reduced power supply voltage) due to lowering of the technology’s maximum allowable voltage. Given the relatively large threshold voltages with respect to the shrinking headroom, a group of widely used analog signal processing building blocks that a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Research in Engineering
سال: 2017
ISSN: 2412-4362
DOI: 10.24178/ijare.2017.3.4.32